Page Index - coffeebrain/Codesign_HW_SW GitHub Wiki
111 page(s) in this GitHub Wiki:
- Home
- Guía en español
- English guide
- (EN) 1. Key Concepts
- Please reload this page
- (EN) 1.1 DE0 Nano SoC
- Please reload this page
- (EN) 1.2 Boot Stages
- Please reload this page
- (EN) 1.3 Linux Kernel
- Please reload this page
- (EN) 1.4 Intellectual Property (IP) cores
- Please reload this page
- (EN) 1.5 Standard Interfaces
- Please reload this page
- (EN) 1.6 Device Tree
- Please reload this page
- (EN) 2. Software Tools
- Please reload this page
- (EN) 2.1 Quartus Prime Lite 19.1.0
- Please reload this page
- (EN) 2.1.1 Platform Designer (formerly Qsys)
- Please reload this page
- (EN) 2.2 Intel SoC FPGA Embedded Development Suite
- Please reload this page
- (EN) 2.3 Arm* Development Studio for Intel® SoC FPGA
- Please reload this page
- (EN) 2.3.1 GNU Debugger (remote server)
- Please reload this page
- (EN) 3. Methodology
- Please reload this page
- (EN) 3.1 Ambient Configuration
- Please reload this page
- (EN) 3.2 Hardware Configuration and Synthetization
- Please reload this page
- (EN) 3.2.1 Custom IP Component Creation
- Please reload this page
- (EN) 3.2.2 Platform Designer System Configuration
- Please reload this page
- (EN) 3.2.3 Hardware Description of Custom IP Components
- Please reload this page
- (EN) 3.2.4 Creation of binary file for FPGA configuration
- Please reload this page
- (EN) 3.2.5 Generation of device tree
- Please reload this page
- (EN) 3.3 Software Applications
- Please reload this page
- (EN) 3.3.1 User space application
- Please reload this page
- (EN) 3.3.2 Kernel space application
- Please reload this page
- (EN) Guide Home
- Please reload this page
- (EN) Table of contents
- Please reload this page
- (ES) 1. Conceptos Previos
- Please reload this page
- (ES) 1.1 DE0 Nano SoC
- Please reload this page
- (ES) 1.2 Proceso de arranque
- Please reload this page
- (ES) 1.3 Kernel de Linux
- Please reload this page
- (ES) 1.4 Núcleos de Propiedad Intelectual (IP)
- Please reload this page
- (ES) 1.5 Interfaces estándar
- Please reload this page
- (ES) 1.6 Árbol de dispositivos
- Please reload this page
- (ES) 2. Herramientas de software
- Please reload this page
- (ES) 2.1 Quartus Prime Lite 19.1.0
- Please reload this page
- (ES) 2.1.1 Platform Designer (anteriormente Qsys)
- Please reload this page
- (ES) 2.2 Intel SoC FPGA Embedded Development Suite
- Please reload this page
- (ES) 2.3 Arm* Development Studio for Intel® SoC FPGA
- Please reload this page
- (ES) 2.3.1 Depurado GNU (Servidor remoto)
- Please reload this page
- (ES) 3. Metodología
- Please reload this page
- (ES) 3.1 Configuración de ambiente
- Please reload this page
- (ES) 3.2 Configuración de hardware y sintetización
- Please reload this page
- (ES) 3.2.1 Creación de componentes IP personalizados
- Please reload this page
- (ES) 3.2.2 Configuración de sistema en Platform Designer
- Please reload this page
- (ES) 3.2.3 Descripción de hardware de componentes IP personalizados
- Please reload this page
- (ES) 3.2.4 Creación de archivo binario de configuración de FPGA
- Please reload this page
- (ES) 3.2.5 Generación de árbol de dispositivos
- Please reload this page
- (ES) 3.3 Aplicaciones de software
- Please reload this page
- (ES) 3.3.1 Aplicaciones de.espacio de usuario (User space)
- Please reload this page
- (ES) 3.3.2 Aplicaciones de espacio de kernel (Kernel space)
- Please reload this page
- (ES) Inicio de guía
- Please reload this page
- (ES) Tabla de contenidos
- Please reload this page
- FAQ
- Please reload this page
- Preguntas más frecuentes
- Please reload this page