Page Index - bulaqi/IC-DV.github.io GitHub Wiki
159 page(s) in this GitHub Wiki:
- Home
- [00] IC验证常见问题 地图
- Please reload this page
- [IC] 零碎小知识
- Please reload this page
- [IC]固化的流程
- Please reload this page
- [Linux Shell] 常用操作
- Please reload this page
- [Linux] linux 性能查看
- Please reload this page
- [Linux] MiniBufExplorer的使用
- Please reload this page
- [Linux] shell 字符串截取
- Please reload this page
- [Linux] Terminal常用操作
- Please reload this page
- [Linux] 验证环境的module 理解
- Please reload this page
- [LSF] LFS基础
- Please reload this page
- [MAK] make 基础
- Please reload this page
- [Markdown] markdown
- Please reload this page
- [Markdown] TOC test
- Please reload this page
- [SV UVM] 打印报文数据到文件中，待补充
- Please reload this page
- [SV] fork join 等待延时超期
- Please reload this page
- [SV] for循环内 fork _join的注意点
- Please reload this page
- [SV] rand的理解,只能在类内
- Please reload this page
- [SV] static两重功能 静态变量和方法&数据生命周期属性
- Please reload this page
- [sv] SV中的常用约束
- Please reload this page
- [sv] sv编译单元
- Please reload this page
- [SV] Verilog 位拼接运算符{}语法要点总结
- Please reload this page
- [SV] 事件 event同步
- Please reload this page
- [SV] 函数参数
- Please reload this page
- [SV] 函数可以不在类内
- Please reload this page
- [SV] 动态数组 和队列
- Please reload this page
- [SV] 动态数组的方法
- Please reload this page
- [SV] 包 package理解
- Please reload this page
- [SV] 合并数组
- Please reload this page
- [SV] 多态及OOP特性
- Please reload this page
- [SV] 宏的使用，待总结
- Please reload this page
- [SV] 局部变量和全局变量
- Please reload this page
- [SV] 数组的约束 注意事项
- Please reload this page
- [SV] 未解之谜
- Please reload this page
- [SV] 流操作
- Please reload this page
- [SV] 父类和子类
- Please reload this page
- [SV] 端口易错问题,对象和句柄的理解
- Please reload this page
- [SV] 约束中local的用法
- Please reload this page
- [SV] 结构体的约束
- Please reload this page
- [SV] 语法易错点
- Please reload this page
- [SV] 运算 _冒号 加 减
- Please reload this page
- [SV] 随机,真随机vs 伪随机
- Please reload this page
- [TCL] TCL基础语法
- Please reload this page
- [TOP] 常见易错问题记录
- Please reload this page
- [TOP] 待完成清单
- Please reload this page
- [TOP] 效率提升思路
- Please reload this page
- [TOP] 验证痛点
- Please reload this page
- [UVM] agent 组件的理解
- Please reload this page
- [UVM] call_back 占位
- Please reload this page
- [UVM] config_db机制
- Please reload this page
- [UVM] factory 机制
- Please reload this page
- [UVM] field automation机制相关的宏
- Please reload this page
- [UVM] pack unpack 系统的理解
- Please reload this page
- [UVM] pack unpack理解， 流操作的 应用
- Please reload this page
- [UVM] scb 乱序比较
- Please reload this page
- [UVM] Tlm_fifo
- Please reload this page
- [UVM] Virtual interface
- Please reload this page
- [UVM] virtual sequence的使用
- Please reload this page
- [UVM] 如何在sequence里访问component或interface，待理解，p_sequencer
- Please reload this page
- [UVM] 学习笔记
- Please reload this page
- [UVM] 寄存器模型
- Please reload this page
- [UVM] 寄存器模型_new
- Please reload this page
- [UVM] 寄存器模型_集成到环境中
- Please reload this page
- [UVM] 控制平台的结束
- Please reload this page
- [VCS] VCS 添加波形
- Please reload this page
- [VCS] VCS手册
- Please reload this page
- [VCS] VCS编译过程及makefile 脚本
- Please reload this page
- [VCS] 编译过程
- Please reload this page
- [VIM] 常用操作
- Please reload this page
- [YAML] Github Action
- Please reload this page
- [YAML] yaml 是什么
- Please reload this page
- [YAML] Yaml 语言教程
- Please reload this page
- [好玩] 资源
- Please reload this page
- [工具] Verdi常用操作
- Please reload this page
- [工具] 梳理make 编译脚本，细节
- Please reload this page
- [输入法] 快捷键
- Please reload this page
- [输入法执法]
- Please reload this page
- IC DV_Footer
- Please reload this page
- IC_DV_Sidebar
- Please reload this page
- README
- Please reload this page