Options affecting RTL structure - Juniper/open-register-design-tool GitHub Wiki
Options affecting generated RTL structure
Single address map with child registers
images/sv_structure/simple_map.png
Nested address maps
images/sv_structure/hier_map.png
External register regions
images/sv_structure/extern.png
