Nokia N900 (OMAP3430) - ssvb/tinymembench GitHub Wiki

Processor       : ARMv7 Processor rev 3 (v7l)
BogoMIPS        : 598.90
Features        : swp half fastmult vfp edsp neon vfpv3 
CPU implementer : 0x41
CPU architecture: 7
CPU variant     : 0x1
CPU part        : 0xc08
CPU revision    : 3

Hardware        : Nokia RX-51 board
Revision        : 2101
Serial          : 0000000000000000
tinymembench v0.2 (simple benchmark for memory throughput and latency)

==========================================================================
== Memory bandwidth tests                                               ==
==                                                                      ==
== Note 1: 1MB = 1000000 bytes                                          ==
== Note 2: Results for 'copy' tests show how many bytes can be          ==
==         copied per second (adding together read and writen           ==
==         bytes would have provided twice higher numbers)              ==
== Note 3: 2-pass copy means that we are using a small temporary buffer ==
==         to first fetch data into it, and only then write it to the   ==
==         destination (source -> L1 cache, L1 cache -> destination)    ==
== Note 4: If sample standard deviation exceeds 0.1%, it is shown in    ==
==         brackets                                                     ==
==========================================================================

 C copy backwards                                     :    205.2 MB/s (1.0%)
 C copy                                               :    209.4 MB/s
 C copy prefetched (32 bytes step)                    :    291.4 MB/s
 C copy prefetched (64 bytes step)                    :    291.8 MB/s (0.2%)
 C 2-pass copy                                        :    154.0 MB/s
 C 2-pass copy prefetched (32 bytes step)             :    261.1 MB/s (0.2%)
 C 2-pass copy prefetched (64 bytes step)             :    260.9 MB/s
 C fill                                               :    530.4 MB/s (0.1%)
 ---
 standard memcpy                                      :    396.6 MB/s (0.2%)
 standard memset                                      :    530.4 MB/s (0.2%)
 ---
 NEON read                                            :    254.9 MB/s (0.1%)
 NEON read prefetched (32 bytes step)                 :    525.5 MB/s (0.2%)
 NEON read prefetched (64 bytes step)                 :    591.3 MB/s (0.1%)
 NEON copy                                            :    242.4 MB/s
 NEON copy prefetched (32 bytes step)                 :    405.5 MB/s (0.3%)
 NEON copy prefetched (64 bytes step)                 :    400.9 MB/s (0.1%)
 NEON unrolled copy                                   :    238.0 MB/s
 NEON unrolled copy prefetched (32 bytes step)        :    361.9 MB/s
 NEON unrolled copy prefetched (64 bytes step)        :    379.9 MB/s
 NEON copy backwards                                  :    242.3 MB/s (0.1%)
 NEON copy backwards prefetched (32 bytes step)       :    404.4 MB/s (0.2%)
 NEON copy backwards prefetched (64 bytes step)       :    401.4 MB/s (0.1%)
 NEON 2-pass copy                                     :    176.7 MB/s
 NEON 2-pass copy prefetched (32 bytes step)          :    283.2 MB/s (0.1%)
 NEON 2-pass copy prefetched (64 bytes step)          :    281.9 MB/s (0.1%)
 NEON unrolled 2-pass copy                            :    170.5 MB/s
 NEON unrolled 2-pass copy prefetched (32 bytes step) :    253.7 MB/s (0.2%)
 NEON unrolled 2-pass copy prefetched (64 bytes step) :    276.7 MB/s
 NEON fill                                            :    531.4 MB/s
 NEON fill backwards                                  :    531.4 MB/s (0.1%)
 ARM fill (STRD)                                      :    530.4 MB/s
 ARM fill (STM with 8 registers)                      :    531.1 MB/s (0.1%)
 ARM fill (STM with 4 registers)                      :    531.0 MB/s
 ARM copy prefetched (incr pld)                       :    335.7 MB/s (0.4%)
 ARM copy prefetched (wrap pld)                       :    314.5 MB/s (0.2%)
 ARM 2-pass copy prefetched (incr pld)                :    261.6 MB/s
 ARM 2-pass copy prefetched (wrap pld)                :    261.0 MB/s

==========================================================================
== Memory latency test                                                  ==
==                                                                      ==
== Average time is measured for random memory accesses in the buffers   ==
== of different sizes. The larger is the buffer, the more significant   ==
== are relative contributions of TLB, L1/L2 cache misses and SDRAM      ==
== accesses. For extremely large buffer sizes we are expecting to see   ==
== page table walk with total 3 requests to SDRAM for almost every      ==
== memory access (though 64MiB is not large enough to experience this   ==
== effect to its fullest).                                              ==
==                                                                      ==
== Note 1: All the numbers are representing extra time, which needs to  ==
==         be added to L1 cache latency. The cycle timings for L1 cache ==
==         latency can be usually found in the processor documentation. ==
== Note 1: Dual random read means that we are simultaneously performing ==
==         two independent memory accesses at a time. In the case if    ==
==         the memory subsystem can't handle multiple outstanding       ==
==         requests, dual random read has the same timings as two       ==
==         single reads performed one after another.                    ==
==========================================================================

block size : read access time (single random read / dual random read)
         2 :    0.0 ns  /     0.0 ns 
         4 :    0.0 ns  /     0.0 ns 
         8 :    0.0 ns  /     0.0 ns 
        16 :    0.0 ns  /     0.0 ns 
        32 :    0.1 ns  /     0.0 ns 
        64 :    0.0 ns  /     0.0 ns 
       128 :    0.0 ns  /     0.0 ns 
       256 :    0.0 ns  /     0.0 ns 
       512 :    0.0 ns  /     0.0 ns 
      1024 :    0.0 ns  /     0.0 ns 
      2048 :    0.1 ns  /     0.0 ns 
      4096 :    0.0 ns  /     0.0 ns 
      8192 :    0.0 ns  /     0.0 ns 
     16384 :    0.0 ns  /     0.1 ns 
     32768 :    7.6 ns  /    22.8 ns 
     65536 :   11.5 ns  /    40.8 ns 
    131072 :   24.0 ns  /    68.6 ns 
    262144 :   93.7 ns  /   202.4 ns 
    524288 :  167.8 ns  /   350.1 ns 
   1048576 :  227.9 ns  /   471.7 ns 
   2097152 :  259.3 ns  /   534.9 ns 
   4194304 :  275.5 ns  /   566.9 ns 
   8388608 :  286.0 ns  /   588.6 ns 
  16777216 :  296.3 ns  /   609.4 ns 
  33554432 :  312.7 ns  /   642.1 ns 
  67108864 :  342.9 ns  /   703.0 ns 
⚠️ **GitHub.com Fallback** ⚠️