Cray_T3D - peregrineshahin/ChessProgrammingWiki GitHub Wiki


title: Cray T3D

Home * Hardware * Cray T3D

[ Cray T3D [1] Cray T3D,

Cray Research's first-generation massively parallel supercomputer architecture, launched in 1993. The T3D is a scalable distributed NUMA architecture containing up to 2048 processing element (PE) nodes of 150 MHz DEC Alpha 21064 processor with either 16 or 64 MiB of DRAM interconnected as a 3D torus, so that each processor can access the memory of every other processor. The T3D does not come as a stand-alone system but required a Y-MP as host system [2]. The T3D PEs ran the Microkernel UNICOS Max. In 1995, the T3D was superseded by the Cray T3E.

Chess Programs

See also

Manuals

Publications

External Links

Company History | Cray

References

  1. ↑ Cray T3D on display at the EPFL, Photo by Rama, Cc-by-sa-2.0-fr, Category:Cray-T3D - Wikimedia Commons
  2. High Performance Computer Architectures: A Historical Perspective - The CRAY T3D

Up one Level