FPGA Tips and Tricks - hampussandberg/HexConnect GitHub Wiki

Documents

  • A lot of good information available in document AN545 from Altera.
  • "Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use?" Cummings, Mills

Reset Synchronizer

A good way to synchronize an external reset signal to a clock domain.

Reset Synchronizer
Reset Synchronizer

Dual-ranked flip flops - Dealing with metastability

Other names: Two-Stage Synchronizer

⚠️ **GitHub.com Fallback** ⚠️