PLL - glennlopez/EmbeddedSystems.Playground GitHub Wiki

Phase Lock Loop (PLL)

Work in progress...

---

TM4C has 2 clock sources:

1. Low power 16MHz Internal Osc
2. High Precision 16MHz External Osc

The PLL allows us to speed up or slow down the clock for low power management or information latency.