OPEN ECU Hardware Specifications - aeonSolutions/AeonLabs-AI-Volvo-MKII-Open-Hardware GitHub Wiki

Main Page >> ECU >> OPEN ECU Hardware Specifications

Change language
Last update 12-12-2023

OPEN ECU Hardware Specifications

This page describes all hardware specifications for the 12-2023 revision. To goto to the Smart DAQ repository where the KiCad Files are, click here.

To run the main electronics and engine management I'll be using EspressIF Systems ESP32 C3 microcontroller a single core Xtensa LX7 Core Processor running at 160MHz with 400Kb RAM and of 4MB PSRAM. This microcontroller serves the purpose of CAN communications with other hardware electronics in a vehicle and relays validated data to the main microcontroller. It has wireless radio capabilities that are disabled on the hardware electronics itself for safety concerns. Instead, the hardware include an optional chip for wireless connectivity that needs to be enabled first, for instance, by a mechanic, to enable wireless communications directly with the ECU. The main MCU, the MK64FX512VMD12 from NXP, is a Kinetis® K64 MCU, Based on Arm® Cortex®-M4 Core, running at 120 MHz and it has 256KB of SRAM (also found on the Teensy 3.5). This is the main MCU that is responsible to do real-time engine management of a vehicle. The first hardware revision will be made to fit engines with up to 8 cylinders with an option to run bi-fuel systems such as LPG, each with its own engine map configuration. In regards to safety against theft the electronics will include a cryptographic IC that will be used to match the car owner VIN number and with all other open hardware electronic components installed on a vehicle. In practical terms this means, in the event of theft, to make a specific open hardware work on another vehicle, it will require replacement of the main microcontroller processing unit without the need of specialized tools and equipment.

  • BGA MK64FX512VMD12 from NXP for the Engine Management System

    • Kinetis® K64 MCU, Based on Arm® Cortex®-M4 Core, running at 120 MHz
    • 256KB of SRAM
  • QFN Xtensa LX7 Single Core Processor running up to 160MHz for CAN BUS communications

    • RISC V ultra-low power co-processor
    • 400Kb RAM
    • 4MB PSRAM;
    • wireless connectivity disabled on the hardware;

  • Authentication & Security:
    • SOIC-8 ATSHA204A SHA-256 high-security hardware authentication IC for secure and unique data exchange among CAN BUS devices

  • Power management
    • DFN-6 AUR9718/ST1S09 high efficiency step-down 3.3V 1.5A DC converter;

  • Onboard sensors used mainly for secure CAN BUS data communications
    • BMP280 Atmospheric Pressure Sensor
    • ENS160 TrueVOC sensor;
    • DFN-8 AHT20; temperature sensor with a precision of 0.1 C;
    • DFN-8 AHT20 humidity sensor;
    • LGA-14 LSM6DS3 a 6-axis accelerometer and gyroscope;

  • Connectivity
    • CAN BUS
    • USB-C serial communication, standard 5.0V DC USB-C connector, max 1A
    • Serial UART communication
⚠️ **GitHub.com Fallback** ⚠️