common - TM90/VerilogModules GitHub Wiki

clk_gen

Figure 1: clk_gen.v module

Until now we have here one verilog file (clk_gen.v) which generates a generic clock for the verilog testbenches.

This module has a parameter period to set the period of the clk_out output. The duty cycle is 50/50.