RAM - TM90/VerilogModules GitHub Wiki

RAM

Figure 1: Module RAM.v