FPGA - KrArunT/InfobellIT-Gen-AI GitHub Wiki
FPGA
Build Flow
The flow for building FPGAs will be as follows:
- Write Your VHDL or Verilog
- Simulate Your Design (optional, but recommended)
- Synthesize Your Design (create Bitstream)
- Program the Bitstream to Your Board