Creating the Design

Required Top-Level Files

In order to simplify the process, we provide 3 top-level files which are specific to the Datastorm DAQ board.

This section describes how to download these design files from the github repository and create the project from the ground up.

Files needed:

File	Description
dev_5cs.vhd	top-level Verilog file
pin_constraints.tcl	Pin Assignment
dev_5cs.sdc	Timing Constraints

Acquiring Source Files

Create a directory where the hdl and linux repositories can be cloned from github.

• Open a shell in the VM player (Ctrl+Alt+T)

    $ cd ~
  
    $ mkdir CMR && cd CMR
  

• clone the HDL repository

    $ git clone https://github.com/ArrowElectronics/hdl.git 
  

• then do the following to update the files in the working tree...

    $ cd hdl  
    $ git checkout R20.1_TE_DSD_1.0
  

• The 4 files listed in the table above are in ~/CMR/hdl/projects/arrow_CMR/partial_source

---

Next - Create Project Framework